Home
People
Research
Publications
Tools
Teaching
Contact
Light
Dark
Automatic
state-space exploration
Timed circuit verification using TEL structures
Recent design examples have shown that significant performance gains are realized when circuit designers are allowed to make aggressive timing assumptions. Circuit correctness in these aggressive styles is highly timing dependent and, in industry, …
Cite
×